555 Timer Calculator — Astable & Monostable

Calculate 555 timer frequency, duty cycle, and pulse width. Find nearest E24 R/C values for NE555, LM555, and CMOS TLC555. Astable oscillator and monostable one-shot modes.

Component Values

f = 1.44 / ((R1 + 2·R2) × C)
duty = (R1 + R2) / (R1 + 2·R2)

Result

Frequency

481.0 Hz

Period2.079 ms
Ton (HIGH)1.386 ms
Toff (LOW)693.0 µs

Duty cycle

0%66.7%100%
LOW (Toff)HIGH (Ton)

Circuit diagram

VCCR110.0 kΩR210.0 kΩDIS(7)THR/TRGC100 nFGNDNE555/ LM5557 DIS6 THR2 TRGVCC 8OUT 3RST 4CV 51 GNDOUT→ VCC10nF ⏚

Common astable applications

ApplicationFreqDutyR1R2C
Blink LED (1 Hz)1.000 Hz50%120 Ω30.0 MΩ47.0 µF
Tone — A4 (440 Hz)440.0 Hz50%270 Ω68.0 MΩ47.0 nF
PWM motor (1 kHz)1.000 kHz75%200 Ω100 Ω4.70 µF
IR carrier (38 kHz)38.00 kHz33%
Piezo buzz (2 kHz)2.000 kHz50%300 Ω75.0 MΩ10.0 nF

Click any row to load into calculator.

How it works

The 555 timer has two useful configurations: astable (free-running oscillator) and monostable (one-shot pulse triggered by an external event). Both work by charging and discharging a capacitor through resistors, with internal comparators at ⅓ VCC and ⅔ VCC setting the flip-flop output.

Astable mode

The capacitor charges through R1 + R2 and discharges through R2 only (pin 7 pulls low during discharge). This gives an inherently asymmetric waveform:

Ton  = 0.693 × (R1 + R2) × C
Toff = 0.693 × R2 × C
f    = 1.44 / ((R1 + 2·R2) × C)
duty = (R1 + R2) / (R1 + 2·R2)   [always > 50%]

To get duty cycles below 50%, add a Schottky diode (1N5819) across R2 with the anode toward pin 7. During charge, the diode bypasses R2 so the capacitor charges only through R1:

Ton  = 0.693 × R1 × C   [with diode]
Toff = 0.693 × R2 × C
duty = R1 / (R1 + R2)   [can be < 50%]

Monostable mode

A negative edge on pin 2 (TRIG) starts the timing cycle. The output goes HIGH for:

tw = 1.1 × R × C

The output stays HIGH regardless of subsequent trigger pulses until the cycle completes. Keep R between 1 kΩ and 10 MΩ. Below 1 kΩ, the discharge transistor can’t sink enough current; above 10 MΩ, leakage currents corrupt the timing.

Choosing components

Resistors

Use 1% metal-film resistors. Carbon film (5%) introduces frequency errors up to ±5%. For a 1 kHz oscillator with 5% resistors, you can easily land on 950 Hz or 1050 Hz — fine for audio tones, not fine for clock generation.

Keep R1 ≥ 1 kΩ to limit sink current through the discharge transistor (pin 7) at the moment of switching. The typical maximum is 200 mA, but the transistor’s Vce(sat) increases above 50 mA and degrades timing accuracy.

Capacitors

Use film capacitors (polyester, polypropylene) for timing-critical applications. Ceramic X7R or X5R caps introduce ±10–15% capacitance shift over temperature, which directly impacts frequency. NPO/C0G ceramics are excellent but available only up to about 10 nF.

For electrolytic capacitors (needed for long time constants), account for ±20% tolerance and significant temperature dependence. They work fine for debounce timers and power-on delays where exact timing doesn’t matter.

Capacitor typeToleranceTemp stabilityMax valueUse for
NPO/C0G ceramic±5%Excellent10 nFRF oscillators, precision timing
X7R ceramic±10%Good (−55 to +125°C)10 µFGeneral-purpose timing
Polyester film±5%Good10 µFAudio, medium precision
Electrolytic±20%Poor1000 µFLong delays, debounce

Control voltage (pin 5)

Always bypass pin 5 to GND with a 10 nF ceramic capacitor, even if you’re not using it for frequency modulation. Without it, supply noise couples into the internal comparator references and modulates the output frequency.

Variants: NE555, LM555, CMOS TLC555

The original bipolar NE555/LM555 sources/sinks up to 200 mA from the output — enough to drive small relays or power LEDs directly. The CMOS TLC555/ICM7555 draws only ~170 µA quiescent (vs ~3 mA for bipolar) and can operate from 2 V–15 V, making it the right choice for battery-powered designs.

CMOS variants also have sharper switching transitions and better accuracy at high frequencies (>100 kHz is practical vs ~500 kHz for bipolar). The trade-off: CMOS output current is typically 10–20 mA, insufficient to drive loads directly.

Common mistakes

Forgetting the 10 nF bypass on pin 5. Every datasheet mentions it; most breadboard builds skip it. The symptom is erratic frequency or oscillation stopping entirely when a nearby circuit switches.

Using a single resistor (no R1). Tying pin 7 directly to VCC with just R2 works mathematically, but lets pin 7’s discharge transistor short pin 8 (VCC) to pin 1 (GND) at the moment of transition. Minimum R1 = 1 kΩ.

Expecting precision from electrolytic capacitors. A 100 µF electrolytic has ±20% tolerance. Your 1 Hz blink timer will blink anywhere from 0.8 Hz to 1.2 Hz. If that matters, use a microcontroller with a crystal.

Triggering monostable re-entry. If the trigger pulse is longer than the output pulse width, the output stays HIGH indefinitely. The fix is to differentiate the trigger (10 nF + 10 kΩ resistor to VCC on pin 2) so only the falling edge matters, not the pulse duration.

Supply voltage vs timing accuracy. The 555 timing is theoretically independent of VCC because both threshold voltages (⅓ and ⅔ VCC) track the supply. In practice, the internal resistor divider has a small tempco. For accurate timing, use a regulated supply and a precision resistor.

Frequently asked questions

Why does my 555 timer oscillate erratically or stop when a nearby circuit switches? +

The most likely cause is missing the 10 nF bypass capacitor on pin 5 (control voltage). Without it, supply noise couples into the internal comparator references and modulates the oscillator frequency or stops it entirely. Always add a 10 nF ceramic cap from pin 5 to GND, even if you're not using pin 5 for frequency modulation.

Can I get a duty cycle below 50% with a standard 555 astable circuit? +

Not with the basic R1/R2/C configuration. The standard astable circuit always produces duty cycles above 50% because the capacitor charges through R1 + R2 but discharges only through R2. To get duty cycles below 50%, add a Schottky diode (1N5819) across R2 with the anode toward pin 7. This bypasses R2 during the charge phase so the capacitor charges only through R1, making duty = R1 / (R1 + R2).

Why is my 555 timer frequency inaccurate compared to the calculated value? +

Capacitor type is the most common cause. X7R and X5R ceramic capacitors have ±10–15% capacitance shift over temperature, which directly multiplies into frequency error. For accurate timing use NPO/C0G ceramics (up to 10 nF) or polyester film capacitors. Also use 1% metal-film resistors — 5% carbon film introduces frequency errors up to ±5%.

Newsletter

The embedded engineer's weekly cheat sheet

Register tricks, timing gotchas, and tool updates. One email per week. No fluff.

No spam. Unsubscribe anytime.